Carbide (SiC) MOSFET during a destructive short-circuit is simulated using a custom 1D-finite difference model implemented using Matlab. Some of the main assumptions usually put forward in the literature dealing with this kind of simulations are tested in this paper. We show that some of those simplifications (model of the heat source, die top-side boundary conditions, etc.), sometime in-spite of common sense, have a great impact on the simulated temperature.
I. INTRODUCTION
Short-circuits are highly stressful conditions, in particular for power transistors: the high voltage applied across the component, together with the resulting overcurrent (usually 3 to 10 times as high as the nominal value), results in extremely high power dissipation, which can reach several hundreds of kW in TO-247-packaged devices. This induces temperature gradients and, as a result, tremendous thermomechanical stress -and even destructive over heating if the short-circuit lasts too long. And yet, these highly stressful constrains are quite commonly met by power circuits due, for instance, to errors from the controller or hard shorts on the loads.
Having at ones disposal a tool accurately simulating junction temperature during such test would be of great interest. As a matter of fact, it could be used to predict the robustness of a circuit and to help understand failure mechanisms such as critical temperatures and heating rates, current crowding, etc. [1] , [2] . It could also be used for dieand packaging-design so as to optimise robustness, e.g. by studying the influence of the base-plate thickness or that of the moulding composition. Furthermore, such tool could be used to estimate the maximum acceptable response time of a protective circuit [3] , [4] .
Many research papers have attempted to tackle the aforementioned issues. Published estimators can be based on linear or non-linear models implemented in a circuit simulator (e.g. SPICE) [5] - [7] or using a dedicated Finite Element (FE) software (e.g. Ansys) [2] , [4] , [8] - [10] . Although the first approach is a priori much faster, it is usually limited to a few thousands nodes (and often far less), leading to moderate accuracy. On the other hand, complete 3D FE simulations can be much more costly and accurate [3] , [11] . If some papers perform electro-thermal simulations so as to couple thermal and electrical models [3] , [5] - [7] , [12] , [13] , others use experimental electrical measurements to define the heat source [9] , [14] - [16] .
This paper discusses some of the main and most common assumptions made in those thermal models. Its focus is on Silicon Carbide (SiC) MOSFET under short-circuit testsalthough the method and results could be extrapolated to other devices and test conditions.
The study was conducted in the frame of power-die Printed Circuit Board (PCB) embedding. It was, in particular, developed in order to study the robustness of a new die topside connection technic [17] . Its mains point was to estimate, through simulation, the robustness of a PCB embedded power die having its top-side connected to the circuit using a pressed piece of nickel foam [18] .
A brief review of some models and their main features is given in section II, our own model is exposed in section III. Some simulation results are detailed in section IV, and various simulation parameters are tested in section V. A discussion is proposed in section VI; last, section VII concludes the paper.
II. LITERATURE REVIEW
Many research paper dealing with die temperature estimation during short-circuit tests have been published. The main assumptions and methods found in some of them, mostly focused on SiC MOSFETs, are listed below.
Most models assume that the diffusivity of the material (epoxy resin for a discrete component or silicone gel in a power module) is low enough so that the heat flux through it can be neglected. It is also often assumed that the assembly (die alone or die, solder and base-plate) bottom side is at constant temperature. This is justified by the small heat diffusion length vs. the assembly thickness, which accounts for the heat not reaching the device bottom-side. Let us call Top side-and Bottom side-Standard Boundary Conditions (T-SBC & B-SBC) these common boundary conditions.
In [14] , 1D and 3D models of a SiC JFET are built but only the temperature dependence of the thermal properties ( , ) of SiC are taken into account; in particular the latent heat of aluminium is neglected. The die-attach and a base plate are included in the simulations. T-& B-SBC are used.
In [8] , a 3D model of a SiC JFET, its solder, and base plate is proposed but no other 3D element (e.g. inhomogeneous current distribution) is modelled -except for In [9] , a 3D model, including the die, its solder and a baseplate, is used. The temperature dependence of the thermal properties ( , ) of the materials are neglected. The heat source is assumed to be distributed in a 3 µm-thick layer of semi-conductor, supposedly modelling the channel. T-& B-SBC are used.
In [7] , the die under study is discretized in a rather small number of virtual cells, thermally modelled by linear RC circuit in a Spice software. This approach results in 3D-simulations in which the emphasis is put in the main currentflow direction, with limited resolution (and therefore limited cost) in the orthogonal one.
In [4] , a 2D Finite Element simulation of half a cell of SiC MOSFET is offered. The boundary conditions are implemented according to the datasheet. It is shown that the warmest point is located 2 µm below the gate oxide. T-and S-SBC are used on the die surfaces.
In [10] , a 2D model is proposed, with T-and S-SBC. The simulated p-well is 1 µm-deep while the drift layer has doping concentration 1.1 ⋅ 10 cm and thickness 13 µm. In [2] , the same team studied the influence of cell-to-cell mismatch (channel doping, length, etc.) on the robustness.
In [13] , a 1D-model is proposed, assuming a trapezoid Efiled in the depletion layer, with thickness 10 µm. T-SBC are used whereas the package and heatsink are modelled by other means.
In [12] , two 1D electro-thermal models are proposed. The first one is linear and implemented in PLECS whereas the other, implemented in Comsol, takes into account the temperature dependence of the thermal properties of the materials. A triangular power source is assumed; the drift layer has doping concentration 1.1 ⋅ 10 cm , it is buried 1 µm deep in the bulk. T-and S-SBC are used on the die surfaces.
In [19] , a 1D-model of a die, its solder, and a leadframe is proposed. The drift region has thickness 20 µm and doping density 2 ⋅ 10 cm . T-& B-SBC are used.
In [15] , three 1D models are compared. The most extensive one assumes a triangular electrical field and models the die as a chain of linear thermal R-C circuits. T-SBC is used whereas a linear R-C circuit is used to model solder and heatsink.
In [20] , a 1D model of a SiC MOSFET and its solder are simulated. The simulated drift layer has doping concentration 1 × 10 cm and the power source is located 600 nm below the surface of the SiC cristal. T-& S-SBC are used.
In the 1D model proposed in [16] , the heat source is on the front side of the chip. The temperature dependence of the properties of SiC is taken into account. T-SBC is used whereas the solder and the baseplate are modelled by a lumped resistance.
III. MODEL

A. Structural model
Given the high aspect ratio of a SiC power MOSFET (the ratio thickness vs. width is in the order of 1 vs. 15 to 30) and the limited diffusion of heat in the die (cf. section III.C), it was assumed that the heat-flow within the die under study was uniaxial, in the -direction, orthogonal to the die topside. The 1D-model shown in Fig. 1 was therefore developed. It comprises the die itself, modelled as a SiC substrate and a top-side aluminium layer, a die-attach layer, and a layer of material (hereafter referred to as "NiFO") modelling the moulding of the device.
The thicknesses of the various layers are given in TABLE I. In particular, those of the SiC and aluminium layers are those of the transistor under study, a CPM2-1200-0025B [21] . The modelled moulding layer is thinner than in a real package but simulations show that, due to the low diffusivity of heat in it, increasing would not improve the simulation accuracy while increasing the computational cost. T-& B-SBC (i.e. Neumann conditions on top and Dirichlet boundary on the bottom of the assembly) were used. However, simulations will show that this has limited impact on the results since the heat does reach the model boundaries within the simulation time.
As for the heat source, a distributed power source was simulated, with volume power:
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(1) Were 2 and 3 are the Electric field (E-field) and the current density. 3 was obtained from current measurements (detailed in [18] ) normalized by the die active area. As for the E-field, it is assumed that the transistor drift layer is homogenously doped and thick enough so that the E-filed in the crystal is triangular. It is further assumed that it only extends in the N-doped region. Under these assumptions and given the critical field of 4H-SiC (2 7 ≈ 200 V ⋅ μm [22] ) and the breakdown voltage of the transistor (specified as 9: * = 1200 V, measured to be 9: = 1310 V), one can estimate the drift layer doping concentration [23] : 
The depth of the depletion layer *"$$ = 1 μm was chosen from values commonly found in the literature [10] , [12] .
B. Heat equation
The complete, local, heat equation reads:
Where , and H are the thermal conductivity, specific heat capacity and the mass density of the medium and , -. is the volume heat production rate. , and H are a priori temperature dependant but changes in H are neglected.
Assuming that the heat flux is directed along the direction L, (4) can be simplified as:
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(5)
Due to the high temperature gradients expected to take place in the device, the space-derivative of cannot be neglected a priori.
Using the forward finite difference for time derivatives and centred finite differences for space derivatives yields:
Where Δ0 and Δ are the time-and space-step sizes and /T, U1 ∈ ℤ × ℕ are such that Y is the value of quantity Y at time 0 = U ⋅ Δ0 and location = T ⋅ Δ . Our simulations use constant values: Δ0 = 10 ps, Δ = 150 nm . Using steps twice larger results in temperature differences smaller than 10 K, proving that the selected values are small enough.
The temperature field at time 0 + Δ0 is therefore estimated using the temperature field and the related material properties 4 , 5 at time 0.
C. Physical properties of the materials
This study is, in particular, developed in order to study the robustness of a die top-side connection made of high pore density nickel foam. It therefore aims at assessing the impact of adding a proportion of nickel in a discrete component moulding on its robustness. The moulding "NiFO" is therefore modelled as homogenous material with properties linearized vs. the nickel proportion [24] :
Where Y a is the quantity Y (e.g. or ) for material b (standard epoxy resin or nickel) and ] is the proportion of nickel in NiFO. Unless otherwise specified, ] = 0.3. [25] , [26] 239 910 2699 Nickel [26] 91 443 8902 Epoxy [27] 0.3 900 1250 NiFO (7) 27.6 763 3546 SiC [28] 353 1031 3211 Solder [29] 60 160 7400
The peak in aluminium thermal capacity accounts for the material enthalpy of fusion; its width was set to a non-zero value so as to help simulation convergence while fitting experimental values from [30] -simulations nonetheless show that this parameter has negligible impact on the estimated temperature field. For a given frequency g , thermal skin depth can be defined, analogously to electrical skin depth, as:
d ef is given at 1 MHz in Fig. 3 . The short-circuit measured current density is given in Fig. 4 , showing that the power source can be quite accurately modeled as a step with rise-time 2 µm, i.e. bandwidth 160 kHz. Thermal skin-depths at this frequency are 2.5 times greater than those at 1 MHz. This suggests that the heat will not diffuse further than a few tens of µm in the SiC bulk or the NiFO.
IV. SIMULATION RESULTS
A. Reference design
The model defined in the previous section is solved using Matlab. The values of the parameters used in this simulation will be hereafter referred to as "reference ones". Fig. 4 shows the aluminium layer temperature vs. time. The plateau between 6.5 µs and 8.5 µs corresponds to the melting of aluminium. The temperature distribution at the end of the short-circuit, after 11 µs of test, is given in Fig. 4 . The temperature distribution is observed right before catastrophic failure, long after the control over the transistor had been lost -i.e. microseconds after the transistor could safely be turned off [1] . The hottest spot, located few micrometres under the top-side of the die (as already described in [4] , [10] , [31] ), reaches over 1100 K. The temperature field is also shown in the /0, 1-plane.
B. Influence of the proportion of nickel in the moulding
Several simulations are performed for various values of ] ranging from 0 (the moulding is then pure epoxy resin) to 1 (the moulding is then pure nickel). The temperature distribution in the device at the end of the test (0 = 11 μs) is shown in Fig. 5 . These simulations show that increasing the proportion of nickel in the moulding greatly slows down the die heating, resulting in an increase in robustness. Though, there is no point in adding nickel in more than a few tens of micrometres above the die, due to limited heat diffusion length.
V. INFLUENCE OF SOME SIMULATION PARAMETERS
A. Boundaries conditions
As expected, Fig. 4 shows that the heat does not diffuse much in SiC (violet shaded area) nor in NiFO (green shaded area). This renders our choice of boundary conditions noncritical.
Setting a Neumann condition on the top-side of the dieand thus neglecting the impact of the moulding -would however result in an overestimation of the temperature. As a matter of fact, in the reference design, 18 % of the overall heat is stored in the moulding, against 10 % in the aluminium layer (including 5 % accounted for by the enthalpy of fusion) and 71 % in the SiC bulk. Furthermore, in the case of longer and less powerful short-circuits, modelling the leadframe/base plate might prove necessary since heat might reach it [4] , [8] . 
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B. Influence of SiC doping on 4 , 5
The influence of the doping concentration on the thermal properties of SiC has been neglected in this study. Yet, the decrease of thermal conductivity [35] with doping might lead to a significant underestimation of the semiconductor peak temperature. Finding accurate models might however prove quite challenging.
VII. CONCLUSION
A 1D thermal model of a SiC power MOSFET, its solder and top-side moulding was implemented in Matlab. The model was first used to assess the impact of loading the die moulding with nickel. Second, some parameters of the model were varied so as to assess the validity of some assumption commonly found in the literature. Simulations showed that applying Neumann boundary conditions on the top-side of the die leads to a small overestimation of the die temperature. It also appeared that taking into account the temperature dependence of the thermal properties of the materials (in particular SiC) greatly impact the calculated temperature field. Last but not least, we showed that the modelling used for the power source has a great impact on the simulation results, even though these parameters are difficult to define.
